You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
3045 lines
136 KiB
3045 lines
136 KiB
/** |
|
****************************************************************************** |
|
* @file stm32l4xx_hal_rcc_ex.h |
|
* @author MCD Application Team |
|
* @brief Header file of RCC HAL Extended module. |
|
****************************************************************************** |
|
* @attention |
|
* |
|
* Copyright (c) 2017 STMicroelectronics. |
|
* All rights reserved. |
|
* |
|
* This software is licensed under terms that can be found in the LICENSE file in |
|
* the root directory of this software component. |
|
* If no LICENSE file comes with this software, it is provided AS-IS. |
|
****************************************************************************** |
|
*/ |
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/ |
|
#ifndef STM32L4xx_HAL_RCC_EX_H |
|
#define STM32L4xx_HAL_RCC_EX_H |
|
|
|
#ifdef __cplusplus |
|
extern "C" { |
|
#endif |
|
|
|
/* Includes ------------------------------------------------------------------*/ |
|
#include "stm32l4xx_hal_def.h" |
|
|
|
/** @addtogroup STM32L4xx_HAL_Driver |
|
* @{ |
|
*/ |
|
|
|
/** @addtogroup RCCEx |
|
* @{ |
|
*/ |
|
|
|
/* Exported types ------------------------------------------------------------*/ |
|
|
|
/** @defgroup RCCEx_Exported_Types RCCEx Exported Types |
|
* @{ |
|
*/ |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
/** |
|
* @brief PLLSAI1 Clock structure definition |
|
*/ |
|
typedef struct |
|
{ |
|
|
|
uint32_t PLLSAI1Source; /*!< PLLSAI1Source: PLLSAI1 entry clock source. |
|
This parameter must be a value of @ref RCC_PLL_Clock_Source */ |
|
|
|
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) |
|
uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock. |
|
This parameter must be a number between Min_Data = 1 and Max_Data = 16 */ |
|
#else |
|
uint32_t PLLSAI1M; /*!< PLLSAI1M: specifies the division factor for PLLSAI1 input clock. |
|
This parameter must be a number between Min_Data = 1 and Max_Data = 8 */ |
|
#endif |
|
|
|
uint32_t PLLSAI1N; /*!< PLLSAI1N: specifies the multiplication factor for PLLSAI1 VCO output clock. |
|
This parameter must be a number between 8 and 86 or 127 depending on devices. */ |
|
|
|
uint32_t PLLSAI1P; /*!< PLLSAI1P: specifies the division factor for SAI clock. |
|
This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ |
|
|
|
uint32_t PLLSAI1Q; /*!< PLLSAI1Q: specifies the division factor for USB/RNG/SDMMC1 clock. |
|
This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ |
|
|
|
uint32_t PLLSAI1R; /*!< PLLSAI1R: specifies the division factor for ADC clock. |
|
This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ |
|
|
|
uint32_t PLLSAI1ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI1 output clock to be enabled. |
|
This parameter must be a value of @ref RCC_PLLSAI1_Clock_Output */ |
|
}RCC_PLLSAI1InitTypeDef; |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
/** |
|
* @brief PLLSAI2 Clock structure definition |
|
*/ |
|
typedef struct |
|
{ |
|
|
|
uint32_t PLLSAI2Source; /*!< PLLSAI2Source: PLLSAI2 entry clock source. |
|
This parameter must be a value of @ref RCC_PLL_Clock_Source */ |
|
|
|
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) |
|
uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock. |
|
This parameter must be a number between Min_Data = 1 and Max_Data = 16 */ |
|
#else |
|
uint32_t PLLSAI2M; /*!< PLLSAI2M: specifies the division factor for PLLSAI2 input clock. |
|
This parameter must be a number between Min_Data = 1 and Max_Data = 8 */ |
|
#endif |
|
|
|
uint32_t PLLSAI2N; /*!< PLLSAI2N: specifies the multiplication factor for PLLSAI2 VCO output clock. |
|
This parameter must be a number between 8 and 86 or 127 depending on devices. */ |
|
|
|
uint32_t PLLSAI2P; /*!< PLLSAI2P: specifies the division factor for SAI clock. |
|
This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ |
|
|
|
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) |
|
uint32_t PLLSAI2Q; /*!< PLLSAI2Q: specifies the division factor for DSI clock. |
|
This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ |
|
#endif |
|
|
|
uint32_t PLLSAI2R; /*!< PLLSAI2R: specifies the division factor for ADC clock. |
|
This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ |
|
|
|
uint32_t PLLSAI2ClockOut; /*!< PLLSAIClockOut: specifies PLLSAI2 output clock to be enabled. |
|
This parameter must be a value of @ref RCC_PLLSAI2_Clock_Output */ |
|
}RCC_PLLSAI2InitTypeDef; |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
/** |
|
* @brief RCC extended clocks structure definition |
|
*/ |
|
typedef struct |
|
{ |
|
uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured. |
|
This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */ |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
RCC_PLLSAI1InitTypeDef PLLSAI1; /*!< PLLSAI1 structure parameters. |
|
This parameter will be used only when PLLSAI1 is selected as Clock Source for SAI1, USB/RNG/SDMMC1 or ADC */ |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
RCC_PLLSAI2InitTypeDef PLLSAI2; /*!< PLLSAI2 structure parameters. |
|
This parameter will be used only when PLLSAI2 is selected as Clock Source for SAI2 or ADC */ |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
uint32_t Usart1ClockSelection; /*!< Specifies USART1 clock source. |
|
This parameter can be a value of @ref RCCEx_USART1_Clock_Source */ |
|
|
|
uint32_t Usart2ClockSelection; /*!< Specifies USART2 clock source. |
|
This parameter can be a value of @ref RCCEx_USART2_Clock_Source */ |
|
|
|
#if defined(USART3) |
|
|
|
uint32_t Usart3ClockSelection; /*!< Specifies USART3 clock source. |
|
This parameter can be a value of @ref RCCEx_USART3_Clock_Source */ |
|
|
|
#endif /* USART3 */ |
|
|
|
#if defined(UART4) |
|
|
|
uint32_t Uart4ClockSelection; /*!< Specifies UART4 clock source. |
|
This parameter can be a value of @ref RCCEx_UART4_Clock_Source */ |
|
|
|
#endif /* UART4 */ |
|
|
|
#if defined(UART5) |
|
|
|
uint32_t Uart5ClockSelection; /*!< Specifies UART5 clock source. |
|
This parameter can be a value of @ref RCCEx_UART5_Clock_Source */ |
|
|
|
#endif /* UART5 */ |
|
|
|
uint32_t Lpuart1ClockSelection; /*!< Specifies LPUART1 clock source. |
|
This parameter can be a value of @ref RCCEx_LPUART1_Clock_Source */ |
|
|
|
uint32_t I2c1ClockSelection; /*!< Specifies I2C1 clock source. |
|
This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */ |
|
|
|
#if defined(I2C2) |
|
|
|
uint32_t I2c2ClockSelection; /*!< Specifies I2C2 clock source. |
|
This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */ |
|
|
|
#endif /* I2C2 */ |
|
|
|
uint32_t I2c3ClockSelection; /*!< Specifies I2C3 clock source. |
|
This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */ |
|
|
|
#if defined(I2C4) |
|
|
|
uint32_t I2c4ClockSelection; /*!< Specifies I2C4 clock source. |
|
This parameter can be a value of @ref RCCEx_I2C4_Clock_Source */ |
|
|
|
#endif /* I2C4 */ |
|
|
|
uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source. |
|
This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */ |
|
|
|
uint32_t Lptim2ClockSelection; /*!< Specifies LPTIM2 clock source. |
|
This parameter can be a value of @ref RCCEx_LPTIM2_Clock_Source */ |
|
#if defined(SAI1) |
|
|
|
uint32_t Sai1ClockSelection; /*!< Specifies SAI1 clock source. |
|
This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */ |
|
#endif /* SAI1 */ |
|
|
|
#if defined(SAI2) |
|
|
|
uint32_t Sai2ClockSelection; /*!< Specifies SAI2 clock source. |
|
This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */ |
|
|
|
#endif /* SAI2 */ |
|
|
|
#if defined(USB_OTG_FS) || defined(USB) |
|
|
|
uint32_t UsbClockSelection; /*!< Specifies USB clock source (warning: same source for SDMMC1 and RNG). |
|
This parameter can be a value of @ref RCCEx_USB_Clock_Source */ |
|
|
|
#endif /* USB_OTG_FS || USB */ |
|
|
|
#if defined(SDMMC1) |
|
|
|
uint32_t Sdmmc1ClockSelection; /*!< Specifies SDMMC1 clock source (warning: same source for USB and RNG). |
|
This parameter can be a value of @ref RCCEx_SDMMC1_Clock_Source */ |
|
|
|
#endif /* SDMMC1 */ |
|
|
|
uint32_t RngClockSelection; /*!< Specifies RNG clock source (warning: same source for USB and SDMMC1). |
|
This parameter can be a value of @ref RCCEx_RNG_Clock_Source */ |
|
|
|
#if !defined(STM32L412xx) && !defined(STM32L422xx) |
|
uint32_t AdcClockSelection; /*!< Specifies ADC interface clock source. |
|
This parameter can be a value of @ref RCCEx_ADC_Clock_Source */ |
|
#endif /* !STM32L412xx && !STM32L422xx */ |
|
|
|
#if defined(SWPMI1) |
|
|
|
uint32_t Swpmi1ClockSelection; /*!< Specifies SWPMI1 clock source. |
|
This parameter can be a value of @ref RCCEx_SWPMI1_Clock_Source */ |
|
|
|
#endif /* SWPMI1 */ |
|
|
|
#if defined(DFSDM1_Filter0) |
|
|
|
uint32_t Dfsdm1ClockSelection; /*!< Specifies DFSDM1 clock source. |
|
This parameter can be a value of @ref RCCEx_DFSDM1_Clock_Source */ |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
uint32_t Dfsdm1AudioClockSelection; /*!< Specifies DFSDM1 audio clock source. |
|
This parameter can be a value of @ref RCCEx_DFSDM1_Audio_Clock_Source */ |
|
|
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* DFSDM1_Filter0 */ |
|
|
|
#if defined(LTDC) |
|
|
|
uint32_t LtdcClockSelection; /*!< Specifies LTDC clock source. |
|
This parameter can be a value of @ref RCCEx_LTDC_Clock_Source */ |
|
|
|
#endif /* LTDC */ |
|
|
|
#if defined(DSI) |
|
|
|
uint32_t DsiClockSelection; /*!< Specifies DSI clock source. |
|
This parameter can be a value of @ref RCCEx_DSI_Clock_Source */ |
|
|
|
#endif /* DSI */ |
|
|
|
#if defined(OCTOSPI1) || defined(OCTOSPI2) |
|
|
|
uint32_t OspiClockSelection; /*!< Specifies OctoSPI clock source. |
|
This parameter can be a value of @ref RCCEx_OSPI_Clock_Source */ |
|
|
|
#endif |
|
|
|
uint32_t RTCClockSelection; /*!< Specifies RTC clock source. |
|
This parameter can be a value of @ref RCC_RTC_Clock_Source */ |
|
}RCC_PeriphCLKInitTypeDef; |
|
|
|
#if defined(CRS) |
|
|
|
/** |
|
* @brief RCC_CRS Init structure definition |
|
*/ |
|
typedef struct |
|
{ |
|
uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal. |
|
This parameter can be a value of @ref RCCEx_CRS_SynchroDivider */ |
|
|
|
uint32_t Source; /*!< Specifies the SYNC signal source. |
|
This parameter can be a value of @ref RCCEx_CRS_SynchroSource */ |
|
|
|
uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source. |
|
This parameter can be a value of @ref RCCEx_CRS_SynchroPolarity */ |
|
|
|
uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event. |
|
It can be calculated in using macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) |
|
This parameter must be a number between 0 and 0xFFFF or a value of @ref RCCEx_CRS_ReloadValueDefault .*/ |
|
|
|
uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value. |
|
This parameter must be a number between 0 and 0xFF or a value of @ref RCCEx_CRS_ErrorLimitDefault */ |
|
|
|
uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator. |
|
This parameter must be a number between 0 and 0x7F for STM32L412xx/L422xx, between 0 and 0x3F otherwise, |
|
or a value of @ref RCCEx_CRS_HSI48CalibrationDefault */ |
|
|
|
}RCC_CRSInitTypeDef; |
|
|
|
/** |
|
* @brief RCC_CRS Synchronization structure definition |
|
*/ |
|
typedef struct |
|
{ |
|
uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value. |
|
This parameter must be a number between 0 and 0xFFFF */ |
|
|
|
uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming. |
|
This parameter must be a number between 0 and 0x7F for STM32L412xx/L422xx, between 0 and 0x3F otherwise */ |
|
|
|
uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter |
|
value latched in the time of the last SYNC event. |
|
This parameter must be a number between 0 and 0xFFFF */ |
|
|
|
uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the |
|
frequency error counter latched in the time of the last SYNC event. |
|
It shows whether the actual frequency is below or above the target. |
|
This parameter must be a value of @ref RCCEx_CRS_FreqErrorDirection*/ |
|
|
|
}RCC_CRSSynchroInfoTypeDef; |
|
|
|
#endif /* CRS */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/* Exported constants --------------------------------------------------------*/ |
|
/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants |
|
* @{ |
|
*/ |
|
|
|
/** @defgroup RCCEx_LSCO_Clock_Source Low Speed Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_LSCOSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock output */ |
|
#define RCC_LSCOSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock output */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection |
|
* @{ |
|
*/ |
|
#define RCC_PERIPHCLK_USART1 0x00000001U |
|
#define RCC_PERIPHCLK_USART2 0x00000002U |
|
#if defined(USART3) |
|
#define RCC_PERIPHCLK_USART3 0x00000004U |
|
#endif |
|
#if defined(UART4) |
|
#define RCC_PERIPHCLK_UART4 0x00000008U |
|
#endif |
|
#if defined(UART5) |
|
#define RCC_PERIPHCLK_UART5 0x00000010U |
|
#endif |
|
#define RCC_PERIPHCLK_LPUART1 0x00000020U |
|
#define RCC_PERIPHCLK_I2C1 0x00000040U |
|
#if defined(I2C2) |
|
#define RCC_PERIPHCLK_I2C2 0x00000080U |
|
#endif |
|
#define RCC_PERIPHCLK_I2C3 0x00000100U |
|
#define RCC_PERIPHCLK_LPTIM1 0x00000200U |
|
#define RCC_PERIPHCLK_LPTIM2 0x00000400U |
|
#if defined(SAI1) |
|
#define RCC_PERIPHCLK_SAI1 0x00000800U |
|
#endif |
|
#if defined(SAI2) |
|
#define RCC_PERIPHCLK_SAI2 0x00001000U |
|
#endif |
|
#if defined(USB_OTG_FS) || defined(USB) |
|
#define RCC_PERIPHCLK_USB 0x00002000U |
|
#endif |
|
#define RCC_PERIPHCLK_ADC 0x00004000U |
|
#if defined(SWPMI1) |
|
#define RCC_PERIPHCLK_SWPMI1 0x00008000U |
|
#endif |
|
#if defined(DFSDM1_Filter0) |
|
#define RCC_PERIPHCLK_DFSDM1 0x00010000U |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define RCC_PERIPHCLK_DFSDM1AUDIO 0x00200000U |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
#endif |
|
#define RCC_PERIPHCLK_RTC 0x00020000U |
|
#define RCC_PERIPHCLK_RNG 0x00040000U |
|
#if defined(SDMMC1) |
|
#define RCC_PERIPHCLK_SDMMC1 0x00080000U |
|
#endif |
|
#if defined(I2C4) |
|
#define RCC_PERIPHCLK_I2C4 0x00100000U |
|
#endif |
|
#if defined(LTDC) |
|
#define RCC_PERIPHCLK_LTDC 0x00400000U |
|
#endif |
|
#if defined(DSI) |
|
#define RCC_PERIPHCLK_DSI 0x00800000U |
|
#endif |
|
#if defined(OCTOSPI1) || defined(OCTOSPI2) |
|
#define RCC_PERIPHCLK_OSPI 0x01000000U |
|
#endif |
|
/** |
|
* @} |
|
*/ |
|
|
|
|
|
/** @defgroup RCCEx_USART1_Clock_Source USART1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_USART1CLKSOURCE_PCLK2 0x00000000U |
|
#define RCC_USART1CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0 |
|
#define RCC_USART1CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1 |
|
#define RCC_USART1CLKSOURCE_LSE (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_USART2_Clock_Source USART2 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_USART2CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_USART2CLKSOURCE_SYSCLK RCC_CCIPR_USART2SEL_0 |
|
#define RCC_USART2CLKSOURCE_HSI RCC_CCIPR_USART2SEL_1 |
|
#define RCC_USART2CLKSOURCE_LSE (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(USART3) |
|
/** @defgroup RCCEx_USART3_Clock_Source USART3 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_USART3CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_USART3CLKSOURCE_SYSCLK RCC_CCIPR_USART3SEL_0 |
|
#define RCC_USART3CLKSOURCE_HSI RCC_CCIPR_USART3SEL_1 |
|
#define RCC_USART3CLKSOURCE_LSE (RCC_CCIPR_USART3SEL_0 | RCC_CCIPR_USART3SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
#endif /* USART3 */ |
|
|
|
#if defined(UART4) |
|
/** @defgroup RCCEx_UART4_Clock_Source UART4 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_UART4CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_UART4CLKSOURCE_SYSCLK RCC_CCIPR_UART4SEL_0 |
|
#define RCC_UART4CLKSOURCE_HSI RCC_CCIPR_UART4SEL_1 |
|
#define RCC_UART4CLKSOURCE_LSE (RCC_CCIPR_UART4SEL_0 | RCC_CCIPR_UART4SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
#endif /* UART4 */ |
|
|
|
#if defined(UART5) |
|
/** @defgroup RCCEx_UART5_Clock_Source UART5 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_UART5CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_UART5CLKSOURCE_SYSCLK RCC_CCIPR_UART5SEL_0 |
|
#define RCC_UART5CLKSOURCE_HSI RCC_CCIPR_UART5SEL_1 |
|
#define RCC_UART5CLKSOURCE_LSE (RCC_CCIPR_UART5SEL_0 | RCC_CCIPR_UART5SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
#endif /* UART5 */ |
|
|
|
/** @defgroup RCCEx_LPUART1_Clock_Source LPUART1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_LPUART1CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_LPUART1CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 |
|
#define RCC_LPUART1CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 |
|
#define RCC_LPUART1CLKSOURCE_LSE (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1) |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_I2C1_Clock_Source I2C1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_I2C1CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_I2C1CLKSOURCE_SYSCLK RCC_CCIPR_I2C1SEL_0 |
|
#define RCC_I2C1CLKSOURCE_HSI RCC_CCIPR_I2C1SEL_1 |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(I2C2) |
|
/** @defgroup RCCEx_I2C2_Clock_Source I2C2 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_I2C2CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_I2C2CLKSOURCE_SYSCLK RCC_CCIPR_I2C2SEL_0 |
|
#define RCC_I2C2CLKSOURCE_HSI RCC_CCIPR_I2C2SEL_1 |
|
/** |
|
* @} |
|
*/ |
|
#endif /* I2C2 */ |
|
|
|
/** @defgroup RCCEx_I2C3_Clock_Source I2C3 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_I2C3CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_I2C3CLKSOURCE_SYSCLK RCC_CCIPR_I2C3SEL_0 |
|
#define RCC_I2C3CLKSOURCE_HSI RCC_CCIPR_I2C3SEL_1 |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(I2C4) |
|
/** @defgroup RCCEx_I2C4_Clock_Source I2C4 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_I2C4CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_I2C4CLKSOURCE_SYSCLK RCC_CCIPR2_I2C4SEL_0 |
|
#define RCC_I2C4CLKSOURCE_HSI RCC_CCIPR2_I2C4SEL_1 |
|
/** |
|
* @} |
|
*/ |
|
#endif /* I2C4 */ |
|
|
|
#if defined(SAI1) |
|
/** @defgroup RCCEx_SAI1_Clock_Source SAI1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_SAI1CLKSOURCE_PLLSAI1 0x00000000U |
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define RCC_SAI1CLKSOURCE_PLLSAI2 RCC_CCIPR2_SAI1SEL_0 |
|
#else |
|
#define RCC_SAI1CLKSOURCE_PLLSAI2 RCC_CCIPR_SAI1SEL_0 |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define RCC_SAI1CLKSOURCE_PLL RCC_CCIPR2_SAI1SEL_1 |
|
#define RCC_SAI1CLKSOURCE_PIN (RCC_CCIPR2_SAI1SEL_1 | RCC_CCIPR2_SAI1SEL_0) |
|
#define RCC_SAI1CLKSOURCE_HSI RCC_CCIPR2_SAI1SEL_2 |
|
#else |
|
#define RCC_SAI1CLKSOURCE_PLL RCC_CCIPR_SAI1SEL_1 |
|
#define RCC_SAI1CLKSOURCE_PIN RCC_CCIPR_SAI1SEL |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
/** |
|
* @} |
|
*/ |
|
#endif /* SAI1 */ |
|
|
|
#if defined(SAI2) |
|
/** @defgroup RCCEx_SAI2_Clock_Source SAI2 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_SAI2CLKSOURCE_PLLSAI1 0x00000000U |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define RCC_SAI2CLKSOURCE_PLLSAI2 RCC_CCIPR2_SAI2SEL_0 |
|
#define RCC_SAI2CLKSOURCE_PLL RCC_CCIPR2_SAI2SEL_1 |
|
#define RCC_SAI2CLKSOURCE_PIN (RCC_CCIPR2_SAI2SEL_1 | RCC_CCIPR2_SAI2SEL_0) |
|
#define RCC_SAI2CLKSOURCE_HSI RCC_CCIPR2_SAI2SEL_2 |
|
#else |
|
#define RCC_SAI2CLKSOURCE_PLLSAI2 RCC_CCIPR_SAI2SEL_0 |
|
#define RCC_SAI2CLKSOURCE_PLL RCC_CCIPR_SAI2SEL_1 |
|
#define RCC_SAI2CLKSOURCE_PIN RCC_CCIPR_SAI2SEL |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
/** |
|
* @} |
|
*/ |
|
#endif /* SAI2 */ |
|
|
|
/** @defgroup RCCEx_LPTIM1_Clock_Source LPTIM1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_LPTIM1CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_LPTIM1CLKSOURCE_LSI RCC_CCIPR_LPTIM1SEL_0 |
|
#define RCC_LPTIM1CLKSOURCE_HSI RCC_CCIPR_LPTIM1SEL_1 |
|
#define RCC_LPTIM1CLKSOURCE_LSE RCC_CCIPR_LPTIM1SEL |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_LPTIM2_Clock_Source LPTIM2 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_LPTIM2CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_LPTIM2CLKSOURCE_LSI RCC_CCIPR_LPTIM2SEL_0 |
|
#define RCC_LPTIM2CLKSOURCE_HSI RCC_CCIPR_LPTIM2SEL_1 |
|
#define RCC_LPTIM2CLKSOURCE_LSE RCC_CCIPR_LPTIM2SEL |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(SDMMC1) |
|
/** @defgroup RCCEx_SDMMC1_Clock_Source SDMMC1 Clock Source |
|
* @{ |
|
*/ |
|
#if defined(RCC_HSI48_SUPPORT) |
|
#define RCC_SDMMC1CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock selected as SDMMC1 clock */ |
|
#else |
|
#define RCC_SDMMC1CLKSOURCE_NONE 0x00000000U /*!< No clock selected as SDMMC1 clock */ |
|
#endif /* RCC_HSI48_SUPPORT */ |
|
#define RCC_SDMMC1CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 "Q" clock selected as SDMMC1 clock */ |
|
#define RCC_SDMMC1CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL "Q" clock selected as SDMMC1 clock */ |
|
#define RCC_SDMMC1CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI clock selected as SDMMC1 clock */ |
|
#if defined(RCC_CCIPR2_SDMMCSEL) |
|
#define RCC_SDMMC1CLKSOURCE_PLLP RCC_CCIPR2_SDMMCSEL /*!< PLL "P" clock selected as SDMMC1 kernel clock */ |
|
#endif /* RCC_CCIPR2_SDMMCSEL */ |
|
/** |
|
* @} |
|
*/ |
|
#endif /* SDMMC1 */ |
|
|
|
/** @defgroup RCCEx_RNG_Clock_Source RNG Clock Source |
|
* @{ |
|
*/ |
|
#if defined(RCC_HSI48_SUPPORT) |
|
#define RCC_RNGCLKSOURCE_HSI48 0x00000000U |
|
#else |
|
#define RCC_RNGCLKSOURCE_NONE 0x00000000U |
|
#endif /* RCC_HSI48_SUPPORT */ |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define RCC_RNGCLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
#define RCC_RNGCLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 |
|
#define RCC_RNGCLKSOURCE_MSI RCC_CCIPR_CLK48SEL |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(USB_OTG_FS) || defined(USB) |
|
/** @defgroup RCCEx_USB_Clock_Source USB Clock Source |
|
* @{ |
|
*/ |
|
#if defined(RCC_HSI48_SUPPORT) |
|
#define RCC_USBCLKSOURCE_HSI48 0x00000000U |
|
#else |
|
#define RCC_USBCLKSOURCE_NONE 0x00000000U |
|
#endif /* RCC_HSI48_SUPPORT */ |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define RCC_USBCLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
#define RCC_USBCLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 |
|
#define RCC_USBCLKSOURCE_MSI RCC_CCIPR_CLK48SEL |
|
/** |
|
* @} |
|
*/ |
|
#endif /* USB_OTG_FS || USB */ |
|
|
|
/** @defgroup RCCEx_ADC_Clock_Source ADC Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_ADCCLKSOURCE_NONE 0x00000000U |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define RCC_ADCCLKSOURCE_PLLSAI1 RCC_CCIPR_ADCSEL_0 |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) |
|
#define RCC_ADCCLKSOURCE_PLLSAI2 RCC_CCIPR_ADCSEL_1 |
|
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ |
|
#if defined(RCC_CCIPR_ADCSEL) |
|
#define RCC_ADCCLKSOURCE_SYSCLK RCC_CCIPR_ADCSEL |
|
#else |
|
#define RCC_ADCCLKSOURCE_SYSCLK 0x30000000U |
|
#endif /* RCC_CCIPR_ADCSEL */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(SWPMI1) |
|
/** @defgroup RCCEx_SWPMI1_Clock_Source SWPMI1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_SWPMI1CLKSOURCE_PCLK1 0x00000000U |
|
#define RCC_SWPMI1CLKSOURCE_HSI RCC_CCIPR_SWPMI1SEL |
|
/** |
|
* @} |
|
*/ |
|
#endif /* SWPMI1 */ |
|
|
|
#if defined(DFSDM1_Filter0) |
|
/** @defgroup RCCEx_DFSDM1_Clock_Source DFSDM1 Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_DFSDM1CLKSOURCE_PCLK2 0x00000000U |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_CCIPR2_DFSDM1SEL |
|
#else |
|
#define RCC_DFSDM1CLKSOURCE_SYSCLK RCC_CCIPR_DFSDM1SEL |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
/** @defgroup RCCEx_DFSDM1_Audio_Clock_Source DFSDM1 Audio Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1 0x00000000U |
|
#define RCC_DFSDM1AUDIOCLKSOURCE_HSI RCC_CCIPR2_ADFSDM1SEL_0 |
|
#define RCC_DFSDM1AUDIOCLKSOURCE_MSI RCC_CCIPR2_ADFSDM1SEL_1 |
|
/** |
|
* @} |
|
*/ |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
#endif /* DFSDM1_Filter0 */ |
|
|
|
#if defined(LTDC) |
|
/** @defgroup RCCEx_LTDC_Clock_Source LTDC Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 0x00000000U |
|
#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 RCC_CCIPR2_PLLSAI2DIVR_0 |
|
#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 RCC_CCIPR2_PLLSAI2DIVR_1 |
|
#define RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 RCC_CCIPR2_PLLSAI2DIVR |
|
/** |
|
* @} |
|
*/ |
|
#endif /* LTDC */ |
|
|
|
#if defined(DSI) |
|
/** @defgroup RCCEx_DSI_Clock_Source DSI Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_DSICLKSOURCE_DSIPHY 0x00000000U |
|
#define RCC_DSICLKSOURCE_PLLSAI2 RCC_CCIPR2_DSISEL |
|
/** |
|
* @} |
|
*/ |
|
#endif /* DSI */ |
|
|
|
#if defined(OCTOSPI1) || defined(OCTOSPI2) |
|
/** @defgroup RCCEx_OSPI_Clock_Source OctoSPI Clock Source |
|
* @{ |
|
*/ |
|
#define RCC_OSPICLKSOURCE_SYSCLK 0x00000000U |
|
#define RCC_OSPICLKSOURCE_MSI RCC_CCIPR2_OSPISEL_0 |
|
#define RCC_OSPICLKSOURCE_PLL RCC_CCIPR2_OSPISEL_1 |
|
/** |
|
* @} |
|
*/ |
|
#endif /* OCTOSPI1 || OCTOSPI2 */ |
|
|
|
/** @defgroup RCCEx_EXTI_LINE_LSECSS RCC LSE CSS external interrupt line |
|
* @{ |
|
*/ |
|
#define RCC_EXTI_LINE_LSECSS EXTI_IMR1_IM19 /*!< External interrupt line 19 connected to the LSE CSS EXTI Line */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(CRS) |
|
|
|
/** @defgroup RCCEx_CRS_Status RCCEx CRS Status |
|
* @{ |
|
*/ |
|
#define RCC_CRS_NONE 0x00000000U |
|
#define RCC_CRS_TIMEOUT 0x00000001U |
|
#define RCC_CRS_SYNCOK 0x00000002U |
|
#define RCC_CRS_SYNCWARN 0x00000004U |
|
#define RCC_CRS_SYNCERR 0x00000008U |
|
#define RCC_CRS_SYNCMISS 0x00000010U |
|
#define RCC_CRS_TRIMOVF 0x00000020U |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_SynchroSource RCCEx CRS SynchroSource |
|
* @{ |
|
*/ |
|
#define RCC_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ |
|
#define RCC_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ |
|
#define RCC_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_SynchroDivider RCCEx CRS SynchroDivider |
|
* @{ |
|
*/ |
|
#define RCC_CRS_SYNC_DIV1 0x00000000U /*!< Synchro Signal not divided (default) */ |
|
#define RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ |
|
#define RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ |
|
#define RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ |
|
#define RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ |
|
#define RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ |
|
#define RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ |
|
#define RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_SynchroPolarity RCCEx CRS SynchroPolarity |
|
* @{ |
|
*/ |
|
#define RCC_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ |
|
#define RCC_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_ReloadValueDefault RCCEx CRS ReloadValueDefault |
|
* @{ |
|
*/ |
|
#define RCC_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU /*!< The reset value of the RELOAD field corresponds |
|
to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB). */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_ErrorLimitDefault RCCEx CRS ErrorLimitDefault |
|
* @{ |
|
*/ |
|
#define RCC_CRS_ERRORLIMIT_DEFAULT 0x00000022U /*!< Default Frequency error limit */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_HSI48CalibrationDefault RCCEx CRS HSI48CalibrationDefault |
|
* @{ |
|
*/ |
|
#if defined(STM32L412xx) || defined(STM32L422xx) |
|
#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U /*!< The default value is 64, which corresponds to the middle of the trimming interval. |
|
The trimming step is specified in the product datasheet. A higher TRIM value |
|
corresponds to a higher output frequency */ |
|
#else |
|
#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000020U /*!< The default value is 32, which corresponds to the middle of the trimming interval. |
|
The trimming step is specified in the product datasheet. A higher TRIM value |
|
corresponds to a higher output frequency */ |
|
#endif |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_FreqErrorDirection RCCEx CRS FreqErrorDirection |
|
* @{ |
|
*/ |
|
#define RCC_CRS_FREQERRORDIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ |
|
#define RCC_CRS_FREQERRORDIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ |
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_Interrupt_Sources RCCEx CRS Interrupt Sources |
|
* @{ |
|
*/ |
|
#define RCC_CRS_IT_SYNCOK CRS_CR_SYNCOKIE /*!< SYNC event OK */ |
|
#define RCC_CRS_IT_SYNCWARN CRS_CR_SYNCWARNIE /*!< SYNC warning */ |
|
#define RCC_CRS_IT_ERR CRS_CR_ERRIE /*!< Error */ |
|
#define RCC_CRS_IT_ESYNC CRS_CR_ESYNCIE /*!< Expected SYNC */ |
|
#define RCC_CRS_IT_SYNCERR CRS_CR_ERRIE /*!< SYNC error */ |
|
#define RCC_CRS_IT_SYNCMISS CRS_CR_ERRIE /*!< SYNC missed */ |
|
#define RCC_CRS_IT_TRIMOVF CRS_CR_ERRIE /*!< Trimming overflow or underflow */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @defgroup RCCEx_CRS_Flags RCCEx CRS Flags |
|
* @{ |
|
*/ |
|
#define RCC_CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK flag */ |
|
#define RCC_CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning flag */ |
|
#define RCC_CRS_FLAG_ERR CRS_ISR_ERRF /*!< Error flag */ |
|
#define RCC_CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC flag */ |
|
#define RCC_CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */ |
|
#define RCC_CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/ |
|
#define RCC_CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#endif /* CRS */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/* Exported macros -----------------------------------------------------------*/ |
|
/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros |
|
* @{ |
|
*/ |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
/** |
|
* @brief Macro to configure the PLLSAI1 clock multiplication and division factors. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
@if STM32L4S9xx |
|
* @param __PLLSAI1M__ specifies the division factor of PLLSAI1 input clock. |
|
* This parameter must be a number between Min_Data = 1 and Max_Data = 16. |
|
* |
|
@endif |
|
* @param __PLLSAI1N__ specifies the multiplication factor for PLLSAI1 VCO output clock. |
|
* This parameter must be a number between 8 and 86 or 127 depending on devices. |
|
* @note You have to set the PLLSAI1N parameter correctly to ensure that the VCO |
|
* output frequency is between 64 and 344 MHz. |
|
* PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI1N |
|
* |
|
* @param __PLLSAI1P__ specifies the division factor for SAI clock. |
|
* This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx |
|
* else (2 to 31). |
|
* SAI1 clock frequency = f(PLLSAI1) / PLLSAI1P |
|
* |
|
* @param __PLLSAI1Q__ specifies the division factor for USB/RNG/SDMMC1 clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* USB/RNG/SDMMC1 clock frequency = f(PLLSAI1) / PLLSAI1Q |
|
* |
|
* @param __PLLSAI1R__ specifies the division factor for SAR ADC clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* ADC clock frequency = f(PLLSAI1) / PLLSAI1R |
|
* |
|
* @retval None |
|
*/ |
|
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) |
|
|
|
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, \ |
|
(RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ |
|
RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1PDIV), \ |
|
((((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) | \ |
|
((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ |
|
((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ |
|
((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ |
|
((uint32_t)(__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))) |
|
|
|
#else |
|
|
|
#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, \ |
|
(RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ |
|
RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R), \ |
|
((((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) | \ |
|
((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ |
|
((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ |
|
((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ |
|
(((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos))) |
|
|
|
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ |
|
|
|
#else |
|
|
|
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, \ |
|
(RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ |
|
RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1PDIV), \ |
|
(((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ |
|
((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ |
|
((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ |
|
((uint32_t)(__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))) |
|
|
|
#else |
|
|
|
#define __HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__, __PLLSAI1P__, __PLLSAI1Q__, __PLLSAI1R__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, \ |
|
(RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | \ |
|
RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1R), \ |
|
(((__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | \ |
|
((((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) | \ |
|
((((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) | \ |
|
(((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos))) |
|
|
|
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ |
|
|
|
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ |
|
|
|
/** |
|
* @brief Macro to configure the PLLSAI1 clock multiplication factor N. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI1N__ specifies the multiplication factor for PLLSAI1 VCO output clock. |
|
* This parameter must be a number between 8 and 86 or 127 depending on devices. |
|
* @note You have to set the PLLSAI1N parameter correctly to ensure that the VCO |
|
* output frequency is between 64 and 344 MHz. |
|
* Use to set PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI1N |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_MULN_CONFIG(__PLLSAI1N__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N, (__PLLSAI1N__) << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
|
|
|
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) |
|
|
|
/** @brief Macro to configure the PLLSAI1 input clock division factor M. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI1M__ specifies the division factor for PLLSAI1 clock. |
|
* This parameter must be a number between Min_Data = 1 and Max_Data = 16. |
|
* |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI1_DIVM_CONFIG(__PLLSAI1M__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M, ((__PLLSAI1M__) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
|
|
|
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ |
|
|
|
/** @brief Macro to configure the PLLSAI1 clock division factor P. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI1P__ specifies the division factor for SAI clock. |
|
* This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx |
|
* else (2 to 31). |
|
* Use to set SAI1 clock frequency = f(PLLSAI1) / PLLSAI1P |
|
* |
|
* @retval None |
|
*/ |
|
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV, (__PLLSAI1P__) << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
|
|
|
#else |
|
|
|
#define __HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P, ((__PLLSAI1P__) >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
|
|
|
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ |
|
|
|
/** @brief Macro to configure the PLLSAI1 clock division factor Q. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI1Q__ specifies the division factor for USB/RNG/SDMMC1 clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* Use to set USB/RNG/SDMMC1 clock frequency = f(PLLSAI1) / PLLSAI1Q |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_DIVQ_CONFIG(__PLLSAI1Q__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q, (((__PLLSAI1Q__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
|
|
|
/** @brief Macro to configure the PLLSAI1 clock division factor R. |
|
* |
|
* @note This function must be used only when the PLLSAI1 is disabled. |
|
* @note PLLSAI1 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI1R__ specifies the division factor for ADC clock. |
|
* This parameter must be in the range (2, 4, 6 or 8) |
|
* Use to set ADC clock frequency = f(PLLSAI1) / PLLSAI1R |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_DIVR_CONFIG(__PLLSAI1R__) \ |
|
MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R, (((__PLLSAI1R__) >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
|
|
|
/** |
|
* @brief Macros to enable or disable the PLLSAI1. |
|
* @note The PLLSAI1 is disabled by hardware when entering STOP and STANDBY modes. |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI1_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON) |
|
|
|
#define __HAL_RCC_PLLSAI1_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON) |
|
|
|
/** |
|
* @brief Macros to enable or disable each clock output (PLLSAI1_SAI1, PLLSAI1_USB2 and PLLSAI1_ADC1). |
|
* @note Enabling and disabling those clocks can be done without the need to stop the PLL. |
|
* This is mainly used to save Power. |
|
* @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. |
|
* This parameter can be one or a combination of the following values: |
|
* @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI1_48M2CLK This clock is used to generate the clock for the USB OTG FS (48 MHz), |
|
* the random number generator (<=48 MHz) and the SDIO (<= 48 MHz). |
|
* @arg @ref RCC_PLLSAI1_ADC1CLK Clock used to clock ADC peripheral. |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI1CLKOUT_ENABLE(__PLLSAI1_CLOCKOUT__) SET_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) |
|
|
|
#define __HAL_RCC_PLLSAI1CLKOUT_DISABLE(__PLLSAI1_CLOCKOUT__) CLEAR_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) |
|
|
|
/** |
|
* @brief Macro to get clock output enable status (PLLSAI1_SAI1, PLLSAI1_USB2 and PLLSAI1_ADC1). |
|
* @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI1_48M2CLK This clock is used to generate the clock for the USB OTG FS (48 MHz), |
|
* the random number generator (<=48 MHz) and the SDIO (<= 48 MHz). |
|
* @arg @ref RCC_PLLSAI1_ADC1CLK Clock used to clock ADC peripheral. |
|
* @retval SET / RESET |
|
*/ |
|
#define __HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(__PLLSAI1_CLOCKOUT__) READ_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) |
|
|
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
/** |
|
* @brief Macro to configure the PLLSAI2 clock multiplication and division factors. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
@if STM32L4S9xx |
|
* @param __PLLSAI2M__ specifies the division factor of PLLSAI2 input clock. |
|
* This parameter must be a number between Min_Data = 1 and Max_Data = 16. |
|
* |
|
@endif |
|
* @param __PLLSAI2N__ specifies the multiplication factor for PLLSAI2 VCO output clock. |
|
* This parameter must be a number between 8 and 86. |
|
* @note You have to set the PLLSAI2N parameter correctly to ensure that the VCO |
|
* output frequency is between 64 and 344 MHz. |
|
* |
|
* @param __PLLSAI2P__ specifies the division factor for SAI clock. |
|
* This parameter must be a number in the range (7 or 17) for STM32L47xxx/L48xxx |
|
* else (2 to 31). |
|
* SAI2 clock frequency = f(PLLSAI2) / PLLSAI2P |
|
* |
|
@if STM32L4S9xx |
|
* @param __PLLSAI2Q__ specifies the division factor for DSI clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* DSI clock frequency = f(PLLSAI2) / PLLSAI2Q |
|
* |
|
@endif |
|
* @param __PLLSAI2R__ specifies the division factor for SAR ADC clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* |
|
* @retval None |
|
*/ |
|
|
|
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) |
|
|
|
# if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2Q__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ |
|
((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ |
|
((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) |
|
|
|
# elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ |
|
((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ |
|
((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) |
|
|
|
# else |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2R), \ |
|
((((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) | \ |
|
((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
(((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos))) |
|
|
|
# endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ |
|
|
|
#else |
|
|
|
# if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2Q__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ |
|
(((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) |
|
|
|
# elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2PDIV), \ |
|
(((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
((uint32_t)(__PLLSAI2P__) << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))) |
|
|
|
# else |
|
|
|
#define __HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__, __PLLSAI2P__, __PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, \ |
|
(RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | \ |
|
RCC_PLLSAI2CFGR_PLLSAI2R), \ |
|
(((__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | \ |
|
((((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) | \ |
|
(((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos))) |
|
|
|
# endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */ |
|
|
|
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ |
|
|
|
|
|
/** |
|
* @brief Macro to configure the PLLSAI2 clock multiplication factor N. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI2N__ specifies the multiplication factor for PLLSAI2 VCO output clock. |
|
* This parameter must be a number between 8 and 86. |
|
* @note You have to set the PLLSAI2N parameter correctly to ensure that the VCO |
|
* output frequency is between 64 and 344 MHz. |
|
* PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLSAI2N |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_MULN_CONFIG(__PLLSAI2N__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N, (__PLLSAI2N__) << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
|
|
|
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) |
|
|
|
/** @brief Macro to configure the PLLSAI2 input clock division factor M. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI2M__ specifies the division factor for PLLSAI2 clock. |
|
* This parameter must be a number between Min_Data = 1 and Max_Data = 16. |
|
* |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI2_DIVM_CONFIG(__PLLSAI2M__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M, ((__PLLSAI2M__) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos) |
|
|
|
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ |
|
|
|
/** @brief Macro to configure the PLLSAI2 clock division factor P. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI2P__ specifies the division factor. |
|
* This parameter must be a number in the range (7 or 17). |
|
* Use to set SAI2 clock frequency = f(PLLSAI2) / __PLLSAI2P__ |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_DIVP_CONFIG(__PLLSAI2P__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P, ((__PLLSAI2P__) >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
|
|
|
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) |
|
|
|
/** @brief Macro to configure the PLLSAI2 clock division factor Q. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI2Q__ specifies the division factor for USB/RNG/SDMMC1 clock. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* Use to set USB/RNG/SDMMC1 clock frequency = f(PLLSAI2) / PLLSAI2Q |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_DIVQ_CONFIG(__PLLSAI2Q__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q, (((__PLLSAI2Q__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
|
|
|
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ |
|
|
|
/** @brief Macro to configure the PLLSAI2 clock division factor R. |
|
* |
|
* @note This function must be used only when the PLLSAI2 is disabled. |
|
* @note PLLSAI2 clock source is common with the main PLL (configured through |
|
* __HAL_RCC_PLL_CONFIG() macro) |
|
* |
|
* @param __PLLSAI2R__ specifies the division factor. |
|
* This parameter must be in the range (2, 4, 6 or 8). |
|
* Use to set ADC clock frequency = f(PLLSAI2) / __PLLSAI2R__ |
|
* |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_DIVR_CONFIG(__PLLSAI2R__) \ |
|
MODIFY_REG(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R, (((__PLLSAI2R__) >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
|
|
|
/** |
|
* @brief Macros to enable or disable the PLLSAI2. |
|
* @note The PLLSAI2 is disabled by hardware when entering STOP and STANDBY modes. |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI2_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLSAI2ON) |
|
|
|
#define __HAL_RCC_PLLSAI2_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI2ON) |
|
|
|
/** |
|
* @brief Macros to enable or disable each clock output (PLLSAI2_SAI2, PLLSAI2_ADC2 and RCC_PLLSAI2_DSICLK). |
|
* @note Enabling and disabling those clocks can be done without the need to stop the PLL. |
|
* This is mainly used to save Power. |
|
* @param __PLLSAI2_CLOCKOUT__ specifies the PLLSAI2 clock to be output. |
|
* This parameter can be one or a combination of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. |
|
@endif |
|
@if STM32L4A6xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. |
|
@endif |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_DSICLK Clock used to clock DSI peripheral. |
|
@endif |
|
* @retval None |
|
*/ |
|
|
|
#define __HAL_RCC_PLLSAI2CLKOUT_ENABLE(__PLLSAI2_CLOCKOUT__) SET_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) |
|
|
|
#define __HAL_RCC_PLLSAI2CLKOUT_DISABLE(__PLLSAI2_CLOCKOUT__) CLEAR_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) |
|
|
|
/** |
|
* @brief Macro to get clock output enable status (PLLSAI2_SAI2, PLLSAI2_ADC2 and RCC_PLLSAI2_DSICLK). |
|
* @param __PLLSAI2_CLOCKOUT__ specifies the PLLSAI2 clock to be output. |
|
* This parameter can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. |
|
@endif |
|
@if STM32L4A6xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_ADC2CLK Clock used to clock ADC peripheral. |
|
@endif |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_PLLSAI2_SAI2CLK This clock is used to generate an accurate clock to achieve |
|
* high-quality audio performance on SAI interface in case. |
|
* @arg @ref RCC_PLLSAI2_DSICLK Clock used to clock DSI peripheral. |
|
@endif |
|
* @retval SET / RESET |
|
*/ |
|
#define __HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(__PLLSAI2_CLOCKOUT__) READ_BIT(RCC->PLLSAI2CFGR, (__PLLSAI2_CLOCKOUT__)) |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
#if defined(SAI1) |
|
|
|
/** |
|
* @brief Macro to configure the SAI1 clock source. |
|
* @param __SAI1_CLKSOURCE__ defines the SAI1 clock source. This clock is derived |
|
* from the PLLSAI1, system PLL or external clock (through a dedicated pin). |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock (PLLSAI1CLK) |
|
@if STM32L486xx |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLLSAI2 SAI1 clock = PLLSAI2 "P" clock (PLLSAI2CLK) for devices with PLLSAI2 |
|
@endif |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock (PLLSAI3CLK if PLLSAI2 exists, else PLLSAI2CLK) |
|
* @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_SAI1CLKSOURCE_HSI SAI1 clock = HSI16 |
|
@endif |
|
* |
|
@if STM32L443xx |
|
* @note HSI16 is automatically set as SAI1 clock source when PLL are disabled for devices without PLLSAI2. |
|
@endif |
|
* |
|
* @retval None |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL, (__SAI1_CLKSOURCE__)) |
|
#else |
|
#define __HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, (__SAI1_CLKSOURCE__)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
/** @brief Macro to get the SAI1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock (PLLSAI1CLK) |
|
@if STM32L486xx |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLLSAI2 SAI1 clock = PLLSAI2 "P" clock (PLLSAI2CLK) for devices with PLLSAI2 |
|
@endif |
|
* @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock (PLLSAI3CLK if PLLSAI2 exists, else PLLSAI2CLK) |
|
* @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) |
|
* |
|
* @note Despite returned values RCC_SAI1CLKSOURCE_PLLSAI1 or RCC_SAI1CLKSOURCE_PLL, HSI16 is automatically set as SAI1 |
|
* clock source when PLLs are disabled for devices without PLLSAI2. |
|
* |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI1SEL)) |
|
#else |
|
#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI1SEL)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* SAI1 */ |
|
|
|
#if defined(SAI2) |
|
|
|
/** |
|
* @brief Macro to configure the SAI2 clock source. |
|
* @param __SAI2_CLKSOURCE__ defines the SAI2 clock source. This clock is derived |
|
* from the PLLSAI2, system PLL or external clock (through a dedicated pin). |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLLSAI1 SAI2 clock = PLLSAI1 "P" clock (PLLSAI1CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLLSAI2 SAI2 clock = PLLSAI2 "P" clock (PLLSAI2CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLL SAI2 clock = PLL "P" clock (PLLSAI3CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PIN SAI2 clock = External Clock (SAI2_EXTCLK) |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_SAI2CLKSOURCE_HSI SAI2 clock = HSI16 |
|
@endif |
|
* |
|
* @retval None |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__ )\ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL, (__SAI2_CLKSOURCE__)) |
|
#else |
|
#define __HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__ )\ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI2SEL, (__SAI2_CLKSOURCE__)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
/** @brief Macro to get the SAI2 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLLSAI1 SAI2 clock = PLLSAI1 "P" clock (PLLSAI1CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLLSAI2 SAI2 clock = PLLSAI2 "P" clock (PLLSAI2CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PLL SAI2 clock = PLL "P" clock (PLLSAI3CLK) |
|
* @arg @ref RCC_SAI2CLKSOURCE_PIN SAI2 clock = External Clock (SAI2_EXTCLK) |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SAI2SEL)) |
|
#else |
|
#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SAI2SEL)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* SAI2 */ |
|
|
|
/** @brief Macro to configure the I2C1 clock (I2C1CLK). |
|
* |
|
* @param __I2C1_CLKSOURCE__ specifies the I2C1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock |
|
* @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock |
|
* @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (__I2C1_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the I2C1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock |
|
* @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock |
|
* @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock |
|
*/ |
|
#define __HAL_RCC_GET_I2C1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL)) |
|
|
|
#if defined(I2C2) |
|
|
|
/** @brief Macro to configure the I2C2 clock (I2C2CLK). |
|
* |
|
* @param __I2C2_CLKSOURCE__ specifies the I2C2 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_I2C2CLKSOURCE_PCLK1 PCLK1 selected as I2C2 clock |
|
* @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock |
|
* @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C2SEL, (__I2C2_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the I2C2 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_I2C2CLKSOURCE_PCLK1 PCLK1 selected as I2C2 clock |
|
* @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock |
|
* @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock |
|
*/ |
|
#define __HAL_RCC_GET_I2C2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C2SEL)) |
|
|
|
#endif /* I2C2 */ |
|
|
|
/** @brief Macro to configure the I2C3 clock (I2C3CLK). |
|
* |
|
* @param __I2C3_CLKSOURCE__ specifies the I2C3 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock |
|
* @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock |
|
* @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C3SEL, (__I2C3_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the I2C3 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock |
|
* @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock |
|
* @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock |
|
*/ |
|
#define __HAL_RCC_GET_I2C3_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C3SEL)) |
|
|
|
#if defined(I2C4) |
|
|
|
/** @brief Macro to configure the I2C4 clock (I2C4CLK). |
|
* |
|
* @param __I2C4_CLKSOURCE__ specifies the I2C4 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_I2C4CLKSOURCE_PCLK1 PCLK1 selected as I2C4 clock |
|
* @arg @ref RCC_I2C4CLKSOURCE_HSI HSI selected as I2C4 clock |
|
* @arg @ref RCC_I2C4CLKSOURCE_SYSCLK System Clock selected as I2C4 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL, (__I2C4_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the I2C4 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_I2C4CLKSOURCE_PCLK1 PCLK1 selected as I2C4 clock |
|
* @arg @ref RCC_I2C4CLKSOURCE_HSI HSI selected as I2C4 clock |
|
* @arg @ref RCC_I2C4CLKSOURCE_SYSCLK System Clock selected as I2C4 clock |
|
*/ |
|
#define __HAL_RCC_GET_I2C4_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2C4SEL)) |
|
|
|
#endif /* I2C4 */ |
|
|
|
|
|
/** @brief Macro to configure the USART1 clock (USART1CLK). |
|
* |
|
* @param __USART1_CLKSOURCE__ specifies the USART1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_LSE SE selected as USART1 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (__USART1_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the USART1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock |
|
* @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock |
|
*/ |
|
#define __HAL_RCC_GET_USART1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL)) |
|
|
|
/** @brief Macro to configure the USART2 clock (USART2CLK). |
|
* |
|
* @param __USART2_CLKSOURCE__ specifies the USART2 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (__USART2_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the USART2 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock |
|
* @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock |
|
*/ |
|
#define __HAL_RCC_GET_USART2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL)) |
|
|
|
#if defined(USART3) |
|
|
|
/** @brief Macro to configure the USART3 clock (USART3CLK). |
|
* |
|
* @param __USART3_CLKSOURCE__ specifies the USART3 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART3SEL, (__USART3_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the USART3 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock |
|
* @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock |
|
*/ |
|
#define __HAL_RCC_GET_USART3_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_USART3SEL)) |
|
|
|
#endif /* USART3 */ |
|
|
|
#if defined(UART4) |
|
|
|
/** @brief Macro to configure the UART4 clock (UART4CLK). |
|
* |
|
* @param __UART4_CLKSOURCE__ specifies the UART4 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_UART4CLKSOURCE_PCLK1 PCLK1 selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_HSI HSI selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_SYSCLK System Clock selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_LSE LSE selected as UART4 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_UART4SEL, (__UART4_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the UART4 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_UART4CLKSOURCE_PCLK1 PCLK1 selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_HSI HSI selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_SYSCLK System Clock selected as UART4 clock |
|
* @arg @ref RCC_UART4CLKSOURCE_LSE LSE selected as UART4 clock |
|
*/ |
|
#define __HAL_RCC_GET_UART4_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_UART4SEL)) |
|
|
|
#endif /* UART4 */ |
|
|
|
#if defined(UART5) |
|
|
|
/** @brief Macro to configure the UART5 clock (UART5CLK). |
|
* |
|
* @param __UART5_CLKSOURCE__ specifies the UART5 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_UART5CLKSOURCE_PCLK1 PCLK1 selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_HSI HSI selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_SYSCLK System Clock selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_LSE LSE selected as UART5 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_UART5SEL, (__UART5_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the UART5 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_UART5CLKSOURCE_PCLK1 PCLK1 selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_HSI HSI selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_SYSCLK System Clock selected as UART5 clock |
|
* @arg @ref RCC_UART5CLKSOURCE_LSE LSE selected as UART5 clock |
|
*/ |
|
#define __HAL_RCC_GET_UART5_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_UART5SEL)) |
|
|
|
#endif /* UART5 */ |
|
|
|
/** @brief Macro to configure the LPUART1 clock (LPUART1CLK). |
|
* |
|
* @param __LPUART1_CLKSOURCE__ specifies the LPUART1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (__LPUART1_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the LPUART1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock |
|
* @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock |
|
*/ |
|
#define __HAL_RCC_GET_LPUART1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL)) |
|
|
|
/** @brief Macro to configure the LPTIM1 clock (LPTIM1CLK). |
|
* |
|
* @param __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPTIM1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPTIM1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_HSI LSI selected as LPTIM1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPTIM1 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (__LPTIM1_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the LPTIM1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_HSI System Clock selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPUART1 clock |
|
*/ |
|
#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL)) |
|
|
|
/** @brief Macro to configure the LPTIM2 clock (LPTIM2CLK). |
|
* |
|
* @param __LPTIM2_CLKSOURCE__ specifies the LPTIM2 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPTIM2 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_HSI LSI selected as LPTIM2 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL, (__LPTIM2_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the LPTIM2 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_HSI System Clock selected as LPUART1 clock |
|
* @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPUART1 clock |
|
*/ |
|
#define __HAL_RCC_GET_LPTIM2_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL)) |
|
|
|
#if defined(SDMMC1) |
|
|
|
/** @brief Macro to configure the SDMMC1 clock. |
|
* |
|
@if STM32L486xx |
|
* @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. |
|
@endif |
|
* |
|
@if STM32L443xx |
|
* @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. |
|
@endif |
|
* |
|
* @param __SDMMC1_CLKSOURCE__ specifies the SDMMC1 clock source. |
|
* This parameter can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_NONE No clock selected as SDMMC1 clock for devices without HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock |
|
@endif |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" Clock selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLP PLL "P" Clock selected as SDMMC1 clock |
|
@endif |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLL PLL "Q" Clock selected as SDMMC1 clock |
|
* @retval None |
|
*/ |
|
#if defined(RCC_CCIPR2_SDMMCSEL) |
|
#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \ |
|
do \ |
|
{ \ |
|
if((__SDMMC1_CLKSOURCE__) == RCC_SDMMC1CLKSOURCE_PLLP) \ |
|
{ \ |
|
SET_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \ |
|
} \ |
|
else \ |
|
{ \ |
|
CLEAR_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL); \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__SDMMC1_CLKSOURCE__)); \ |
|
} \ |
|
} while(0) |
|
#else |
|
#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__SDMMC1_CLKSOURCE__)) |
|
#endif /* RCC_CCIPR2_SDMMCSEL */ |
|
|
|
/** @brief Macro to get the SDMMC1 clock. |
|
* @retval The clock source can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_NONE No clock selected as SDMMC1 clock for devices without HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock |
|
@endif |
|
@if STM32L4S9xx |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_HSI48 HSI48 selected as SDMMC1 clock for devices with HSI48 |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_MSI MSI selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as SDMMC1 clock |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLLP PLL "P" clock (PLLSAI3CLK) selected as SDMMC1 kernel clock |
|
@endif |
|
* @arg @ref RCC_SDMMC1CLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as SDMMC1 clock |
|
*/ |
|
#if defined(RCC_CCIPR2_SDMMCSEL) |
|
#define __HAL_RCC_GET_SDMMC1_SOURCE() \ |
|
((READ_BIT(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL) != 0U) ? RCC_SDMMC1CLKSOURCE_PLLP : (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL))) |
|
#else |
|
#define __HAL_RCC_GET_SDMMC1_SOURCE() \ |
|
(READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) |
|
#endif /* RCC_CCIPR2_SDMMCSEL */ |
|
|
|
#endif /* SDMMC1 */ |
|
|
|
/** @brief Macro to configure the RNG clock. |
|
* |
|
* @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. |
|
* |
|
* @param __RNG_CLKSOURCE__ specifies the RNG clock source. |
|
* This parameter can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock for devices without HSI48 |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 selected as RNG clock clock for devices with HSI48 |
|
@endif |
|
* @arg @ref RCC_RNGCLKSOURCE_MSI MSI selected as RNG clock |
|
* @arg @ref RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as RNG clock |
|
* @arg @ref RCC_RNGCLKSOURCE_PLL PLL Clock selected as RNG clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__RNG_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the RNG clock. |
|
* @retval The clock source can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock for devices without HSI48 |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 selected as RNG clock clock for devices with HSI48 |
|
@endif |
|
* @arg @ref RCC_RNGCLKSOURCE_MSI MSI selected as RNG clock |
|
* @arg @ref RCC_RNGCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as RNG clock |
|
* @arg @ref RCC_RNGCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as RNG clock |
|
*/ |
|
#define __HAL_RCC_GET_RNG_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) |
|
|
|
#if defined(USB_OTG_FS) || defined(USB) |
|
|
|
/** @brief Macro to configure the USB clock (USBCLK). |
|
* |
|
* @note USB, RNG and SDMMC1 peripherals share the same 48MHz clock source. |
|
* |
|
* @param __USB_CLKSOURCE__ specifies the USB clock source. |
|
* This parameter can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_USBCLKSOURCE_NONE No clock selected as 48MHz clock for devices without HSI48 |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 |
|
@endif |
|
* @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock |
|
* @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock |
|
* @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, (__USB_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the USB clock source. |
|
* @retval The clock source can be one of the following values: |
|
@if STM32L486xx |
|
* @arg @ref RCC_USBCLKSOURCE_NONE No clock selected as 48MHz clock for devices without HSI48 |
|
@endif |
|
@if STM32L443xx |
|
* @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 |
|
@endif |
|
* @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock |
|
* @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock |
|
* @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock |
|
*/ |
|
#define __HAL_RCC_GET_USB_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL)) |
|
|
|
#endif /* USB_OTG_FS || USB */ |
|
|
|
#if defined(RCC_CCIPR_ADCSEL) |
|
|
|
/** @brief Macro to configure the ADC interface clock. |
|
* @param __ADC_CLKSOURCE__ specifies the ADC digital interface clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock |
|
* @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock |
|
@if STM32L486xx |
|
* @arg @ref RCC_ADCCLKSOURCE_PLLSAI2 PLLSAI2 Clock selected as ADC clock for STM32L47x/STM32L48x/STM32L49x/STM32L4Ax devices |
|
@endif |
|
* @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (__ADC_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the ADC clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock |
|
* @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock |
|
@if STM32L486xx |
|
* @arg @ref RCC_ADCCLKSOURCE_PLLSAI2 PLLSAI2 Clock selected as ADC clock for STM32L47x/STM32L48x/STM32L49x/STM32L4Ax devices |
|
@endif |
|
* @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock |
|
*/ |
|
#define __HAL_RCC_GET_ADC_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_ADCSEL)) |
|
#else |
|
|
|
/** @brief Macro to get the ADC clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock |
|
* @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock |
|
*/ |
|
#define __HAL_RCC_GET_ADC_SOURCE() ((__HAL_RCC_ADC_IS_CLK_ENABLED() != 0U) ? RCC_ADCCLKSOURCE_SYSCLK : RCC_ADCCLKSOURCE_NONE) |
|
|
|
#endif /* RCC_CCIPR_ADCSEL */ |
|
|
|
#if defined(SWPMI1) |
|
|
|
/** @brief Macro to configure the SWPMI1 clock. |
|
* @param __SWPMI1_CLKSOURCE__ specifies the SWPMI1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_SWPMI1CLKSOURCE_PCLK1 PCLK1 Clock selected as SWPMI1 clock |
|
* @arg @ref RCC_SWPMI1CLKSOURCE_HSI HSI Clock selected as SWPMI1 clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_SWPMI1_CONFIG(__SWPMI1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL, (__SWPMI1_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the SWPMI1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_SWPMI1CLKSOURCE_PCLK1 PCLK1 Clock selected as SWPMI1 clock |
|
* @arg @ref RCC_SWPMI1CLKSOURCE_HSI HSI Clock selected as SWPMI1 clock |
|
*/ |
|
#define __HAL_RCC_GET_SWPMI1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL)) |
|
|
|
#endif /* SWPMI1 */ |
|
|
|
#if defined(DFSDM1_Filter0) |
|
/** @brief Macro to configure the DFSDM1 clock. |
|
* @param __DFSDM1_CLKSOURCE__ specifies the DFSDM1 clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_DFSDM1CLKSOURCE_PCLK2 PCLK2 Clock selected as DFSDM1 clock |
|
* @arg @ref RCC_DFSDM1CLKSOURCE_SYSCLK System Clock selected as DFSDM1 clock |
|
* @retval None |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, (__DFSDM1_CLKSOURCE__)) |
|
#else |
|
#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL, (__DFSDM1_CLKSOURCE__)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
/** @brief Macro to get the DFSDM1 clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_DFSDM1CLKSOURCE_PCLK2 PCLK2 Clock selected as DFSDM1 clock |
|
* @arg @ref RCC_DFSDM1CLKSOURCE_SYSCLK System Clock selected as DFSDM1 clock |
|
*/ |
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define __HAL_RCC_GET_DFSDM1_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL)) |
|
#else |
|
#define __HAL_RCC_GET_DFSDM1_SOURCE() (READ_BIT(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
|
|
/** @brief Macro to configure the DFSDM1 audio clock. |
|
* @param __DFSDM1AUDIO_CLKSOURCE__ specifies the DFSDM1 audio clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_SAI1 SAI1 clock selected as DFSDM1 audio clock |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_HSI HSI clock selected as DFSDM1 audio clock |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_MSI MSI clock selected as DFSDM1 audio clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL, (__DFSDM1AUDIO_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the DFSDM1 audio clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_SAI1 SAI1 clock selected as DFSDM1 audio clock |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_HSI HSI clock selected as DFSDM1 audio clock |
|
* @arg @ref RCC_DFSDM1AUDIOCLKSOURCE_MSI MSI clock selected as DFSDM1 audio clock |
|
*/ |
|
#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL)) |
|
|
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* DFSDM1_Filter0 */ |
|
|
|
#if defined(LTDC) |
|
|
|
/** @brief Macro to configure the LTDC clock. |
|
* @param __LTDC_CLKSOURCE__ specifies the LTDC clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 PLLSAI2 divider R divided by 2 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 PLLSAI2 divider R divided by 4 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 PLLSAI2 divider R divided by 8 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 PLLSAI2 divider R divided by 16 clock selected as LTDC clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LTDC_CONFIG(__LTDC_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, (__LTDC_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the LTDC clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV2 PLLSAI2 divider R divided by 2 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV4 PLLSAI2 divider R divided by 4 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV8 PLLSAI2 divider R divided by 8 clock selected as LTDC clock |
|
* @arg @ref RCC_LTDCCLKSOURCE_PLLSAI2_DIV16 PLLSAI2 divider R divided by 16 clock selected as LTDC clock |
|
*/ |
|
#define __HAL_RCC_GET_LTDC_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR)) |
|
|
|
#endif /* LTDC */ |
|
|
|
#if defined(DSI ) |
|
|
|
/** @brief Macro to configure the DSI clock. |
|
* @param __DSI_CLKSOURCE__ specifies the DSI clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_DSICLKSOURCE_DSIPHY DSI-PHY clock selected as DSI clock |
|
* @arg @ref RCC_DSICLKSOURCE_PLLSAI2 PLLSAI2 R divider clock selected as DSI clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSISEL, (__DSI_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the DSI clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_DSICLKSOURCE_DSIPHY DSI-PHY clock selected as DSI clock |
|
* @arg @ref RCC_DSICLKSOURCE_PLLSAI2 PLLSAI2 R divider clock selected as DSI clock |
|
*/ |
|
#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_DSISEL)) |
|
|
|
#endif /* DSI */ |
|
|
|
#if defined(OCTOSPI1) || defined(OCTOSPI2) |
|
|
|
/** @brief Macro to configure the OctoSPI clock. |
|
* @param __OSPI_CLKSOURCE__ specifies the OctoSPI clock source. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_OSPICLKSOURCE_SYSCLK System Clock selected as OctoSPI clock |
|
* @arg @ref RCC_OSPICLKSOURCE_MSI MSI clock selected as OctoSPI clock |
|
* @arg @ref RCC_OSPICLKSOURCE_PLL PLL Q divider clock selected as OctoSPI clock |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_OSPI_CONFIG(__OSPI_CLKSOURCE__) \ |
|
MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, (__OSPI_CLKSOURCE__)) |
|
|
|
/** @brief Macro to get the OctoSPI clock source. |
|
* @retval The clock source can be one of the following values: |
|
* @arg @ref RCC_OSPICLKSOURCE_SYSCLK System Clock selected as OctoSPI clock |
|
* @arg @ref RCC_OSPICLKSOURCE_MSI MSI clock selected as OctoSPI clock |
|
* @arg @ref RCC_OSPICLKSOURCE_PLL PLL Q divider clock selected as OctoSPI clock |
|
*/ |
|
#define __HAL_RCC_GET_OSPI_SOURCE() (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_OSPISEL)) |
|
|
|
#endif /* OCTOSPI1 || OCTOSPI2 */ |
|
|
|
/** @defgroup RCCEx_Flags_Interrupts_Management Flags Interrupts Management |
|
* @brief macros to manage the specified RCC Flags and interrupts. |
|
* @{ |
|
*/ |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
/** @brief Enable PLLSAI1RDY interrupt. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_ENABLE_IT() SET_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) |
|
|
|
/** @brief Disable PLLSAI1RDY interrupt. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_DISABLE_IT() CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) |
|
|
|
/** @brief Clear the PLLSAI1RDY interrupt pending bit. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_CLEAR_IT() WRITE_REG(RCC->CICR, RCC_CICR_PLLSAI1RDYC) |
|
|
|
/** @brief Check whether PLLSAI1RDY interrupt has occurred or not. |
|
* @retval TRUE or FALSE. |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_GET_IT_SOURCE() (READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == RCC_CIFR_PLLSAI1RDYF) |
|
|
|
/** @brief Check whether the PLLSAI1RDY flag is set or not. |
|
* @retval TRUE or FALSE. |
|
*/ |
|
#define __HAL_RCC_PLLSAI1_GET_FLAG() (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) |
|
|
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
/** @brief Enable PLLSAI2RDY interrupt. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_ENABLE_IT() SET_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE) |
|
|
|
/** @brief Disable PLLSAI2RDY interrupt. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_DISABLE_IT() CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI2RDYIE) |
|
|
|
/** @brief Clear the PLLSAI2RDY interrupt pending bit. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_CLEAR_IT() WRITE_REG(RCC->CICR, RCC_CICR_PLLSAI2RDYC) |
|
|
|
/** @brief Check whether the PLLSAI2RDY interrupt has occurred or not. |
|
* @retval TRUE or FALSE. |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_GET_IT_SOURCE() (READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI2RDYF) == RCC_CIFR_PLLSAI2RDYF) |
|
|
|
/** @brief Check whether the PLLSAI2RDY flag is set or not. |
|
* @retval TRUE or FALSE. |
|
*/ |
|
#define __HAL_RCC_PLLSAI2_GET_FLAG() (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == (RCC_CR_PLLSAI2RDY)) |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
|
|
/** |
|
* @brief Enable the RCC LSE CSS Extended Interrupt Line. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Disable the RCC LSE CSS Extended Interrupt Line. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Enable the RCC LSE CSS Event Line. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Disable the RCC LSE CSS Event Line. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
|
|
/** |
|
* @brief Enable the RCC LSE CSS Extended Interrupt Falling Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
|
|
/** |
|
* @brief Disable the RCC LSE CSS Extended Interrupt Falling Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
|
|
/** |
|
* @brief Enable the RCC LSE CSS Extended Interrupt Rising Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Disable the RCC LSE CSS Extended Interrupt Rising Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Enable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() \ |
|
do { \ |
|
__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); \ |
|
__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); \ |
|
} while(0) |
|
|
|
/** |
|
* @brief Disable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() \ |
|
do { \ |
|
__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); \ |
|
__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); \ |
|
} while(0) |
|
|
|
/** |
|
* @brief Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. |
|
* @retval EXTI RCC LSE CSS Line Status. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_GET_FLAG() (READ_BIT(EXTI->PR1, RCC_EXTI_LINE_LSECSS) == RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Clear the RCC LSE CSS EXTI flag. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() WRITE_REG(EXTI->PR1, RCC_EXTI_LINE_LSECSS) |
|
|
|
/** |
|
* @brief Generate a Software interrupt on the RCC LSE CSS EXTI line. |
|
* @retval None. |
|
*/ |
|
#define __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, RCC_EXTI_LINE_LSECSS) |
|
|
|
|
|
#if defined(CRS) |
|
|
|
/** |
|
* @brief Enable the specified CRS interrupts. |
|
* @param __INTERRUPT__ specifies the CRS interrupt sources to be enabled. |
|
* This parameter can be any combination of the following values: |
|
* @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt |
|
* @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt |
|
* @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) |
|
|
|
/** |
|
* @brief Disable the specified CRS interrupts. |
|
* @param __INTERRUPT__ specifies the CRS interrupt sources to be disabled. |
|
* This parameter can be any combination of the following values: |
|
* @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt |
|
* @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt |
|
* @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) |
|
|
|
/** @brief Check whether the CRS interrupt has occurred or not. |
|
* @param __INTERRUPT__ specifies the CRS interrupt source to check. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt |
|
* @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt |
|
* @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt |
|
* @retval The new state of __INTERRUPT__ (SET or RESET). |
|
*/ |
|
#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) |
|
|
|
/** @brief Clear the CRS interrupt pending bits |
|
* @param __INTERRUPT__ specifies the interrupt pending bit to clear. |
|
* This parameter can be any combination of the following values: |
|
* @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt |
|
* @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt |
|
* @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt |
|
* @arg @ref RCC_CRS_IT_TRIMOVF Trimming overflow or underflow interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCERR SYNC error interrupt |
|
* @arg @ref RCC_CRS_IT_SYNCMISS SYNC missed interrupt |
|
*/ |
|
/* CRS IT Error Mask */ |
|
#define RCC_CRS_IT_ERROR_MASK (RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS) |
|
|
|
#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { \ |
|
if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) \ |
|
{ \ |
|
WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \ |
|
} \ |
|
else \ |
|
{ \ |
|
WRITE_REG(CRS->ICR, (__INTERRUPT__)); \ |
|
} \ |
|
} while(0) |
|
|
|
/** |
|
* @brief Check whether the specified CRS flag is set or not. |
|
* @param __FLAG__ specifies the flag to check. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK |
|
* @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning |
|
* @arg @ref RCC_CRS_FLAG_ERR Error |
|
* @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC |
|
* @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow |
|
* @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error |
|
* @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed |
|
* @retval The new state of _FLAG_ (TRUE or FALSE). |
|
*/ |
|
#define __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) |
|
|
|
/** |
|
* @brief Clear the CRS specified FLAG. |
|
* @param __FLAG__ specifies the flag to clear. |
|
* This parameter can be one of the following values: |
|
* @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK |
|
* @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning |
|
* @arg @ref RCC_CRS_FLAG_ERR Error |
|
* @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC |
|
* @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow |
|
* @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error |
|
* @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed |
|
* @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR |
|
* @retval None |
|
*/ |
|
|
|
/* CRS Flag Error Mask */ |
|
#define RCC_CRS_FLAG_ERROR_MASK (RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS) |
|
|
|
#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { \ |
|
if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \ |
|
{ \ |
|
WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \ |
|
} \ |
|
else \ |
|
{ \ |
|
WRITE_REG(CRS->ICR, (__FLAG__)); \ |
|
} \ |
|
} while(0) |
|
|
|
#endif /* CRS */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(CRS) |
|
|
|
/** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features |
|
* @{ |
|
*/ |
|
/** |
|
* @brief Enable the oscillator clock for frequency error counter. |
|
* @note when the CEN bit is set the CRS_CFGR register becomes write-protected. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) |
|
|
|
/** |
|
* @brief Disable the oscillator clock for frequency error counter. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) |
|
|
|
/** |
|
* @brief Enable the automatic hardware adjustment of TRIM bits. |
|
* @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) |
|
|
|
/** |
|
* @brief Enable or disable the automatic hardware adjustment of TRIM bits. |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) |
|
|
|
/** |
|
* @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies |
|
* @note The RELOAD value should be selected according to the ratio between the target frequency and the frequency |
|
* of the synchronization source after prescaling. It is then decreased by one in order to |
|
* reach the expected synchronization on the zero value. The formula is the following: |
|
* RELOAD = (fTARGET / fSYNC) -1 |
|
* @param __FTARGET__ Target frequency (value in Hz) |
|
* @param __FSYNC__ Synchronization signal frequency (value in Hz) |
|
* @retval None |
|
*/ |
|
#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#endif /* CRS */ |
|
|
|
#if defined(PSSI) |
|
|
|
/** @defgroup RCCEx_PSSI_Macros_Aliases RCCEx PSSI Macros Aliases |
|
* @{ |
|
*/ |
|
|
|
#define __HAL_RCC_PSSI_CLK_ENABLE() __HAL_RCC_DCMI_CLK_ENABLE() |
|
|
|
#define __HAL_RCC_PSSI_CLK_DISABLE() __HAL_RCC_DCMI_CLK_DISABLE() |
|
|
|
#define __HAL_RCC_PSSI_IS_CLK_ENABLED() __HAL_RCC_DCMI_IS_CLK_ENABLED() |
|
|
|
#define __HAL_RCC_PSSI_IS_CLK_DISABLED() __HAL_RCC_DCMI_IS_CLK_DISABLED() |
|
|
|
#define __HAL_RCC_PSSI_FORCE_RESET() __HAL_RCC_DCMI_FORCE_RESET() |
|
|
|
#define __HAL_RCC_PSSI_RELEASE_RESET() __HAL_RCC_DCMI_RELEASE_RESET() |
|
|
|
#define __HAL_RCC_PSSI_CLK_SLEEP_ENABLE() __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() |
|
|
|
#define __HAL_RCC_PSSI_CLK_SLEEP_DISABLE() __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() |
|
|
|
#define __HAL_RCC_PSSI_IS_CLK_SLEEP_ENABLED() __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() |
|
|
|
#define __HAL_RCC_PSSI_IS_CLK_SLEEP_DISABLED() __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#endif /* PSSI */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/* Exported functions --------------------------------------------------------*/ |
|
/** @addtogroup RCCEx_Exported_Functions |
|
* @{ |
|
*/ |
|
|
|
/** @addtogroup RCCEx_Exported_Functions_Group1 |
|
* @{ |
|
*/ |
|
|
|
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); |
|
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); |
|
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/** @addtogroup RCCEx_Exported_Functions_Group2 |
|
* @{ |
|
*/ |
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef *PLLSAI1Init); |
|
HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void); |
|
|
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef *PLLSAI2Init); |
|
HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void); |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk); |
|
void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange); |
|
void HAL_RCCEx_EnableLSECSS(void); |
|
void HAL_RCCEx_DisableLSECSS(void); |
|
void HAL_RCCEx_EnableLSECSS_IT(void); |
|
void HAL_RCCEx_LSECSS_IRQHandler(void); |
|
void HAL_RCCEx_LSECSS_Callback(void); |
|
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource); |
|
void HAL_RCCEx_DisableLSCO(void); |
|
void HAL_RCCEx_EnableMSIPLLMode(void); |
|
void HAL_RCCEx_DisableMSIPLLMode(void); |
|
#if defined (OCTOSPI1) && defined (OCTOSPI2) |
|
void HAL_RCCEx_OCTOSPIDelayConfig(uint32_t Delay1, uint32_t Delay2); |
|
#endif /* OCTOSPI1 && OCTOSPI2 */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#if defined(CRS) |
|
|
|
/** @addtogroup RCCEx_Exported_Functions_Group3 |
|
* @{ |
|
*/ |
|
|
|
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit); |
|
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); |
|
void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); |
|
uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout); |
|
void HAL_RCCEx_CRS_IRQHandler(void); |
|
void HAL_RCCEx_CRS_SyncOkCallback(void); |
|
void HAL_RCCEx_CRS_SyncWarnCallback(void); |
|
void HAL_RCCEx_CRS_ExpectedSyncCallback(void); |
|
void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error); |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#endif /* CRS */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/* Private constants ---------------------------------------------------------*/ |
|
/** @addtogroup RCCEx_Private_Constants |
|
* @{ |
|
*/ |
|
/* Define used for IS_RCC_* macros below */ |
|
#if defined(STM32L412xx) || defined(STM32L422xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_RTC | \ |
|
RCC_PERIPHCLK_RNG) |
|
#elif defined(STM32L431xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L432xx) || defined(STM32L442xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | \ |
|
RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | \ |
|
RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG) |
|
#elif defined(STM32L433xx) || defined(STM32L443xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 |\ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | \ |
|
RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L451xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 |\ |
|
RCC_PERIPHCLK_UART4 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L452xx) || defined(STM32L462xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 |\ |
|
RCC_PERIPHCLK_UART4 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | \ |
|
RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L471xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L496xx) || defined(STM32L4A6xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#elif defined(STM32L4P5xx) || defined(STM32L4Q5xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | RCC_PERIPHCLK_DFSDM1AUDIO | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1 | \ |
|
RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_LTDC) |
|
#elif defined(STM32L4R5xx) || defined(STM32L4S5xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | RCC_PERIPHCLK_DFSDM1AUDIO | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1 | \ |
|
RCC_PERIPHCLK_OSPI) |
|
#elif defined(STM32L4R7xx) || defined(STM32L4S7xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | RCC_PERIPHCLK_DFSDM1AUDIO | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1 | \ |
|
RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_LTDC) |
|
#elif defined(STM32L4R9xx) || defined(STM32L4S9xx) |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_I2C4 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_DFSDM1 | RCC_PERIPHCLK_DFSDM1AUDIO | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1 | \ |
|
RCC_PERIPHCLK_OSPI | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_DSI) |
|
#else |
|
#define RCC_PERIPHCLOCK_ALL (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \ |
|
RCC_PERIPHCLK_UART4 | RCC_PERIPHCLK_UART5 | \ |
|
RCC_PERIPHCLK_LPUART1 | \ |
|
RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I2C2 | RCC_PERIPHCLK_I2C3 | \ |
|
RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ |
|
RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_SAI2 | \ |
|
RCC_PERIPHCLK_USB | \ |
|
RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \ |
|
RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_SDMMC1) |
|
#endif /* STM32L412xx || STM32L422xx */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/* Private macros ------------------------------------------------------------*/ |
|
/** @addtogroup RCCEx_Private_Macros |
|
* @{ |
|
*/ |
|
|
|
#define IS_RCC_LSCOSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LSCOSOURCE_LSI) || \ |
|
((__SOURCE__) == RCC_LSCOSOURCE_LSE)) |
|
|
|
#define IS_RCC_PERIPHCLOCK(__SELECTION__) ((((__SELECTION__) & RCC_PERIPHCLOCK_ALL) != 0x00u) && \ |
|
(((__SELECTION__) & ~RCC_PERIPHCLOCK_ALL) == 0x00u)) |
|
|
|
#define IS_RCC_USART1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK2) || \ |
|
((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_USART1CLKSOURCE_HSI)) |
|
|
|
#define IS_RCC_USART2CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_USART2CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_USART2CLKSOURCE_HSI)) |
|
|
|
#if defined(USART3) |
|
|
|
#define IS_RCC_USART3CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USART3CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_USART3CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_USART3CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_USART3CLKSOURCE_HSI)) |
|
|
|
#endif /* USART3 */ |
|
|
|
#if defined(UART4) |
|
|
|
#define IS_RCC_UART4CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_UART4CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_UART4CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_UART4CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_UART4CLKSOURCE_HSI)) |
|
|
|
#endif /* UART4 */ |
|
|
|
#if defined(UART5) |
|
|
|
#define IS_RCC_UART5CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_UART5CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_UART5CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_UART5CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_UART5CLKSOURCE_HSI)) |
|
|
|
#endif /* UART5 */ |
|
|
|
#define IS_RCC_LPUART1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI)) |
|
|
|
#define IS_RCC_I2C1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)|| \ |
|
((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI)) |
|
|
|
#if defined(I2C2) |
|
|
|
#define IS_RCC_I2C2CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_I2C2CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_I2C2CLKSOURCE_SYSCLK)|| \ |
|
((__SOURCE__) == RCC_I2C2CLKSOURCE_HSI)) |
|
|
|
#endif /* I2C2 */ |
|
|
|
#define IS_RCC_I2C3CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_I2C3CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_I2C3CLKSOURCE_SYSCLK)|| \ |
|
((__SOURCE__) == RCC_I2C3CLKSOURCE_HSI)) |
|
|
|
#if defined(I2C4) |
|
|
|
#define IS_RCC_I2C4CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_I2C4CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_I2C4CLKSOURCE_SYSCLK)|| \ |
|
((__SOURCE__) == RCC_I2C4CLKSOURCE_HSI)) |
|
|
|
#endif /* I2C4 */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define IS_RCC_SAI1CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI2) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_HSI)) |
|
#else |
|
#define IS_RCC_SAI1CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI2) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#elif defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
#define IS_RCC_SAI1CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
#define IS_RCC_SAI2CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI2) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_HSI)) |
|
#else |
|
#define IS_RCC_SAI2CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PLLSAI2) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SAI2CLKSOURCE_PIN)) |
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
#define IS_RCC_LPTIM1CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_LPTIM1CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSI) || \ |
|
((__SOURCE__) == RCC_LPTIM1CLKSOURCE_HSI) || \ |
|
((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSE)) |
|
|
|
#define IS_RCC_LPTIM2CLK(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_LPTIM2CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSI) || \ |
|
((__SOURCE__) == RCC_LPTIM2CLKSOURCE_HSI) || \ |
|
((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSE)) |
|
|
|
#if defined(SDMMC1) |
|
#if defined(RCC_HSI48_SUPPORT) && defined(RCC_CCIPR2_SDMMCSEL) |
|
|
|
#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLP) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) |
|
|
|
#elif defined(RCC_HSI48_SUPPORT) |
|
|
|
#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SDMMC1CLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) |
|
#else |
|
|
|
#define IS_RCC_SDMMC1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SDMMC1CLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_SDMMC1CLKSOURCE_MSI)) |
|
|
|
#endif /* RCC_HSI48_SUPPORT */ |
|
#endif /* SDMMC1 */ |
|
|
|
#if defined(RCC_HSI48_SUPPORT) |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_RNGCLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) |
|
#else |
|
#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_RNGCLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#else |
|
|
|
#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_RNGCLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_RNGCLKSOURCE_MSI)) |
|
|
|
#endif /* RCC_HSI48_SUPPORT */ |
|
|
|
#if defined(USB_OTG_FS) || defined(USB) |
|
#if defined(RCC_HSI48_SUPPORT) |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) |
|
#else |
|
#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#else |
|
|
|
#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_USBCLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ |
|
((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) |
|
|
|
#endif /* RCC_HSI48_SUPPORT */ |
|
#endif /* USB_OTG_FS || USB */ |
|
|
|
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx) |
|
|
|
#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI2) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) |
|
|
|
#else |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI1) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) |
|
#else |
|
#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ |
|
((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) |
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx */ |
|
|
|
#if defined(SWPMI1) |
|
|
|
#define IS_RCC_SWPMI1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_SWPMI1CLKSOURCE_PCLK1) || \ |
|
((__SOURCE__) == RCC_SWPMI1CLKSOURCE_HSI)) |
|
|
|
#endif /* SWPMI1 */ |
|
|
|
#if defined(DFSDM1_Filter0) |
|
|
|
#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \ |
|
((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK)) |
|
|
|
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) |
|
|
|
#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || \ |
|
((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_HSI) || \ |
|
((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_MSI)) |
|
|
|
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */ |
|
|
|
#endif /* DFSDM1_Filter0 */ |
|
|
|
#if defined(LTDC) |
|
|
|
#define IS_RCC_LTDCCLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV2) || \ |
|
((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV4) || \ |
|
((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV8) || \ |
|
((__SOURCE__) == RCC_LTDCCLKSOURCE_PLLSAI2_DIV16)) |
|
|
|
#endif /* LTDC */ |
|
|
|
#if defined(DSI) |
|
|
|
#define IS_RCC_DSICLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_DSICLKSOURCE_DSIPHY) || \ |
|
((__SOURCE__) == RCC_DSICLKSOURCE_PLLSAI2)) |
|
|
|
#endif /* DSI */ |
|
|
|
#if defined(OCTOSPI1) || defined(OCTOSPI2) |
|
|
|
#define IS_RCC_OSPICLKSOURCE(__SOURCE__) \ |
|
(((__SOURCE__) == RCC_OSPICLKSOURCE_SYSCLK) || \ |
|
((__SOURCE__) == RCC_OSPICLKSOURCE_MSI) || \ |
|
((__SOURCE__) == RCC_OSPICLKSOURCE_PLL)) |
|
|
|
#endif /* OCTOSPI1 || OCTOSPI2 */ |
|
|
|
#if defined(RCC_PLLSAI1_SUPPORT) |
|
|
|
#define IS_RCC_PLLSAI1SOURCE(__VALUE__) IS_RCC_PLLSOURCE(__VALUE__) |
|
|
|
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) |
|
#define IS_RCC_PLLSAI1M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 16U)) |
|
#else |
|
#define IS_RCC_PLLSAI1M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 8U)) |
|
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI1N_MUL_8_127_SUPPORT) |
|
#define IS_RCC_PLLSAI1N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 127U)) |
|
#else |
|
#define IS_RCC_PLLSAI1N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) |
|
#endif /* RCC_PLLSAI1N_MUL_8_127_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT) |
|
#define IS_RCC_PLLSAI1P_VALUE(__VALUE__) (((__VALUE__) >= 2U) && ((__VALUE__) <= 31U)) |
|
#else |
|
#define IS_RCC_PLLSAI1P_VALUE(__VALUE__) (((__VALUE__) == 7U) || ((__VALUE__) == 17U)) |
|
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */ |
|
|
|
#define IS_RCC_PLLSAI1Q_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ |
|
((__VALUE__) == 6U) || ((__VALUE__) == 8U)) |
|
|
|
#define IS_RCC_PLLSAI1R_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ |
|
((__VALUE__) == 6U) || ((__VALUE__) == 8U)) |
|
|
|
#endif /* RCC_PLLSAI1_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2_SUPPORT) |
|
|
|
#define IS_RCC_PLLSAI2SOURCE(__VALUE__) IS_RCC_PLLSOURCE(__VALUE__) |
|
|
|
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) |
|
#define IS_RCC_PLLSAI2M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 16U)) |
|
#else |
|
#define IS_RCC_PLLSAI2M_VALUE(__VALUE__) ((1U <= (__VALUE__)) && ((__VALUE__) <= 8U)) |
|
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2N_MUL_8_127_SUPPORT) |
|
#define IS_RCC_PLLSAI2N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 127U)) |
|
#else |
|
#define IS_RCC_PLLSAI2N_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) |
|
#endif /* RCC_PLLSAI2N_MUL_8_127_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT) |
|
#define IS_RCC_PLLSAI2P_VALUE(__VALUE__) (((__VALUE__) >= 2U) && ((__VALUE__) <= 31U)) |
|
#else |
|
#define IS_RCC_PLLSAI2P_VALUE(__VALUE__) (((__VALUE__) == 7U) || ((__VALUE__) == 17U)) |
|
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */ |
|
|
|
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT) |
|
#define IS_RCC_PLLSAI2Q_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ |
|
((__VALUE__) == 6U) || ((__VALUE__) == 8U)) |
|
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */ |
|
|
|
#define IS_RCC_PLLSAI2R_VALUE(__VALUE__) (((__VALUE__) == 2U) || ((__VALUE__) == 4U) || \ |
|
((__VALUE__) == 6U) || ((__VALUE__) == 8U)) |
|
|
|
#endif /* RCC_PLLSAI2_SUPPORT */ |
|
|
|
#if defined (OCTOSPI1) && defined (OCTOSPI2) |
|
#define IS_RCC_OCTOSPIDELAY(__DELAY__) (((__DELAY__) <= 0xFU)) |
|
#endif /* OCTOSPI1 && OCTOSPI2 */ |
|
|
|
#if defined(CRS) |
|
|
|
#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_GPIO) || \ |
|
((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || \ |
|
((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB)) |
|
|
|
#define IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || \ |
|
((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || \ |
|
((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \ |
|
((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) |
|
|
|
#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \ |
|
((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) |
|
|
|
#define IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) |
|
|
|
#define IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) |
|
|
|
#if defined(STM32L412xx) || defined(STM32L422xx) |
|
#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x7FU)) |
|
#else |
|
#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) |
|
#endif /* STM32L412xx || STM32L422xx */ |
|
|
|
#define IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \ |
|
((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) |
|
|
|
#endif /* CRS */ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
/** |
|
* @} |
|
*/ |
|
|
|
#ifdef __cplusplus |
|
} |
|
#endif |
|
|
|
#endif /* STM32L4xx_HAL_RCC_EX_H */ |
|
|
|
|